You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Richard Henderson f441b4d19b tcg: Remove TCG_OVERSIZED_GUEST ... This is now prohibited in configuration. Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>		4 days ago
..
insn_trans	target/riscv: Add Smrnmi mnret instruction	1 month ago
kvm	target/riscv: Have kvm_riscv_get_timebase_frequency() take RISCVCPU cpu	1 month ago
tcg	target/riscv: Add Smdbltrp ISA extension enable switch	1 month ago
Kconfig	target/riscv/cpu_helper: Fix linking problem with semihosting disabled	5 months ago
XVentanaCondOps.decode	target/riscv: Add XVentanaCondOps custom extension	3 years ago
arch_dump.c	include: Rename sysemu/ -> system/	2 months ago
bitmanip_helper.c	target/riscv: rvk: add support for zbkx extension	3 years ago
common-semi-target.h	semihosting: Split out common-semi-target.h	3 years ago
cpu-param.h	target/*: Remove TARGET_LONG_BITS from cpu-param.h	2 weeks ago
cpu-qom.h	target/riscv: add support for RV64 Xiangshan Nanhu CPU	2 months ago
cpu.c	target/riscv: Fix minor whitespace issue in riscv_cpu_properties	1 week ago
cpu.h	target/riscv: Add Ssdbltrp CSRs handling	1 month ago
cpu_bits.h	target/riscv: Add Smdbltrp CSRs handling	1 month ago
cpu_cfg.h	target/riscv: Support Supm and Sspm as part of Zjpm v1.0	1 month ago
cpu_helper.c	tcg: Remove TCG_OVERSIZED_GUEST	4 days ago
cpu_user.h	target/riscv: zicfilp `lpad` impl and branch tracking	4 months ago
cpu_vendorid.h	target/riscv: add Ventana's Veyron V1 CPU	2 years ago
crypto_helper.c	target/riscv: Use accelerated helper for AES64KS1I	1 year ago
csr.c	target/riscv: Add Smdbltrp CSRs handling	1 month ago
debug.c	include: Rename sysemu/ -> system/	2 months ago
debug.h	target/riscv: Add textra matching condition for the triggers	5 months ago
fpu_helper.c	target/riscv: Fix froundnx.h nanbox check	8 months ago
gdbstub.c	riscv/gdbstub: add V bit to priv reg	1 month ago
helper.h	target/riscv: Add Smrnmi mnret instruction	1 month ago
insn16.decode	target/riscv: compressed encodings for sspush and sspopchk	4 months ago
insn32.decode	target/riscv: Add Smrnmi mnret instruction	1 month ago
instmap.h	target/riscv: Update [m|h]tinst CSR in riscv_cpu_do_interrupt()	2 years ago
internals.h	target/riscv: Apply pointer masking for virtualized memory accesses	1 month ago
m128_helper.c	target/helpers: Remove unnecessary 'qemu/main-loop.h' header	2 years ago
machine.c	target/riscv: Add counter delegation definitions	1 month ago
meson.build	riscv: thead: Add th.sxstatus CSR emulation	9 months ago
monitor.c	target/riscv: remove break after g_assert_not_reached()	5 months ago
op_helper.c	target/riscv: Implement Smdbltrp sret, mret and mnret behavior	1 month ago
pmp.c	target/riscv: Add new CSR fields for S{sn, mn, m}pm extensions as part of Zjpm v1.0	1 month ago
pmp.h	target/riscv: Add new CSR fields for S{sn, mn, m}pm extensions as part of Zjpm v1.0	1 month ago
pmu.c	include: Rename sysemu/ -> system/	2 months ago
pmu.h	target/riscv: More accurately model priv mode filtering.	7 months ago
riscv-qmp-cmds.c	qapi: Move include/qapi/qmp/ to include/qobject/	2 weeks ago
sbi_ecall_interface.h	target/riscv/kvm: implement SBI debug console (DBCN) calls	9 months ago
th_csr.c	riscv: thead: Add th.sxstatus CSR emulation	9 months ago
time_helper.c	target/riscv: Stop timer with infinite timecmp	5 months ago
time_helper.h	target/riscv: Simplify type conversion for CPURISCVState	2 years ago
trace-events	target/riscv: add trace in riscv_raise_exception()	1 month ago
trace.h	trace: switch position of headers to what Meson requires	5 years ago
translate.c	target/riscv: Update address modify functions to take into account pointer masking	1 month ago
vcrypto_helper.c	target/riscv/vector_helpers: do early exit when vstart >= vl	11 months ago
vector_helper.c	target/riscv: Apply pointer masking for virtualized memory accesses	1 month ago
vector_internals.c	target/riscv: Fix the element agnostic function problem	9 months ago
vector_internals.h	target/riscv: Include missing headers in 'vector_internals.h'	2 months ago
xthead.decode	RISC-V: Adding XTheadFmv ISA extension	2 years ago
zce_helper.c	target/riscv: add support for Zcmt extension	2 years ago