You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Julian Ganz 081aaba705 target/riscv: call plugin trap callbacks ... We recently introduced API for registering callbacks for trap related events as well as the corresponding hook functions. Due to differences between architectures, the latter need to be called from target specific code. This change places hooks for RISC-V targets. Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Julian Ganz <neither@nut.email> Message-ID: <20251027110344.2289945-23-alex.bennee@linaro.org> Signed-off-by: Alex Bennée <alex.bennee@linaro.org>		1 week ago
..
insn_trans	target/riscv: Introduce mo_endian() helper	2 weeks ago
kvm	char: rename CharBackend->CharFrontend	1 week ago
tcg	target/riscv: Fix a uninitialized variable warning	2 weeks ago
Kconfig	target/riscv/cpu_helper: Fix linking problem with semihosting disabled	1 year ago
XVentanaCondOps.decode	target/riscv: Add XVentanaCondOps custom extension	4 years ago
arch_dump.c	include: Rename sysemu/ -> system/	11 months ago
bitmanip_helper.c	codebase: prepare to remove cpu.h from exec/exec-all.h	7 months ago
common-semi-target.c	include/semihosting/common-semi: extract common_semi API	1 month ago
cpu-param.h	tcg: Remove the TCG_GUEST_DEFAULT_MO definition globally	7 months ago
cpu-qom.h	target/riscv: Add BOSC's Xiangshan Kunminghu CPU	4 months ago
cpu.c	target/riscv: Make PMP granularity configurable	2 weeks ago
cpu.h	target/riscv: Make PMP granularity configurable	2 weeks ago
cpu_bits.h	target: riscv: Add Svrsw60t59b extension support	4 months ago
cpu_cfg.h	target/riscv: include default value in cpu_cfg_fields.h.inc	6 months ago
cpu_cfg_fields.h.inc	target/riscv: Make PMP granularity configurable	2 weeks ago
cpu_helper.c	target/riscv: call plugin trap callbacks	1 week ago
cpu_user.h	target/riscv: zicfilp `lpad` impl and branch tracking	1 year ago
cpu_vendorid.h	target/riscv: add Ventana's Veyron V1 CPU	3 years ago
crypto_helper.c	include: Remove 'exec/exec-all.h'	6 months ago
csr.c	target/riscv: rvv: Replace checking V by checking Zve32x	1 month ago
debug.c	include: Remove 'exec/exec-all.h'	6 months ago
debug.h	target/riscv: Add textra matching condition for the triggers	1 year ago
fpu_helper.c	target/riscv: Fix fcvt.s.bf16 NaN box checking	4 months ago
gdbstub.c	target/riscv: store RISCVCPUDef struct directly in the class	6 months ago
helper.h	target/riscv: rvv: Fix vslide1[up|down].vx unexpected result when XLEN=32 and SEW=64	1 month ago
insn16.decode	target/riscv: compressed encodings for sspush and sspopchk	1 year ago
insn32.decode	target/riscv: Fix the rvv reserved encoding of unmasked instructions	6 months ago
instmap.h	target/riscv: Update [m|h]tinst CSR in riscv_cpu_do_interrupt()	3 years ago
internals.h	target/riscv: Fix MEPC/SEPC bit masking for IALIGN	4 months ago
m128_helper.c	include: Remove 'exec/exec-all.h'	6 months ago
machine.c	target/riscv: rvv: Replace checking V by checking Zve32x	1 month ago
meson.build	include/semihosting/common-semi: extract common_semi API	1 month ago
monitor.c	target/riscv/monitor: Replace legacy cpu_physical_memory_read() call	3 weeks ago
op_helper.c	target/riscv: Introduce mo_endian_env() helper	2 weeks ago
pmp.c	target/riscv: Make PMP CSRs conform to WARL constraints	2 weeks ago
pmp.h	target/riscv: Add new CSR fields for S{sn, mn, m}pm extensions as part of Zjpm v1.0	10 months ago
pmu.c	include/exec: Split out icount.h	7 months ago
pmu.h	target/riscv: More accurately model priv mode filtering.	1 year ago
riscv-qmp-cmds.c	target/riscv/riscv-qmp-cmds.c: coverity-related fixes	2 weeks ago
sbi_ecall_interface.h	target/riscv/kvm: implement SBI debug console (DBCN) calls	1 year ago
th_csr.c	target/riscv: generalize custom CSR functionality	6 months ago
time_helper.c	target/riscv: Enable/Disable S/VS-mode Timer when STCE bit is changed	4 months ago
time_helper.h	target/riscv: Enable/Disable S/VS-mode Timer when STCE bit is changed	4 months ago
trace-events	target/riscv: add trace in riscv_raise_exception()	10 months ago
trace.h	trace: switch position of headers to what Meson requires	5 years ago
translate.c	target/riscv: Introduce mo_endian() helper	2 weeks ago
vcrypto_helper.c	include: Remove 'exec/exec-all.h'	6 months ago
vector_helper.c	target/riscv: Replace HOST_BIG_ENDIAN #ifdef with if() check	3 weeks ago
vector_internals.c	target/riscv: refactor VSTART_CHECK_EARLY_EXIT() to accept vl as a parameter	8 months ago
vector_internals.h	target/riscv: refactor VSTART_CHECK_EARLY_EXIT() to accept vl as a parameter	8 months ago
xthead.decode	RISC-V: Adding XTheadFmv ISA extension	3 years ago
zce_helper.c	include: Remove 'exec/exec-all.h'	6 months ago