You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
qemu/target/riscv
Stefan Hajnoczi 019fbfa4bc Miscellaneous patches for 2025-04-24
-----BEGIN PGP SIGNATURE-----
 
 iQJGBAABCAAwFiEENUvIs9frKmtoZ05fOHC0AOuRhlMFAmgJ7dYSHGFybWJydUBy
 ZWRoYXQuY29tAAoJEDhwtADrkYZTiZIP/1PFAg/s3SoiLQwH/ZrjyUkm1kiKnjOH
 CC5Stw6I9tuYnDAhASAdSymofLv0NNydNe5ai6ZZAWRyRYjIcfNigKAGK4Di+Uhe
 nYxT0Yk8hNGwMhl6NnBp4mmCUNCwcbjT9uXdiYQxFYO/qqYR1388xJjeN3c362l3
 AaLrE5bX5sqa6TAkTeRPjeIqxlyGT7jnCrN7I1hMhDvbc3ITF3AMfYFMjnmAQgr+
 mTWGS1QogqqkloODbR1DKD1CAWOlpK+0HibhNF+lz71P0HlwVvy+HPXso505Wf0B
 dMwlSrZ1DnqNVF/y5IhMEMslahKajbjbFVhBjmrGl/8T821etCxxgB20c0vyFRy8
 qTyJGwBZaEo0VWr70unSmq45TRoeQvdHAw/e+GtilR0ci80q2ly4gbObnw7L8le+
 gqZo4IWmrwp2sbPepE57sYKQpEndwbRayf/kcFd0LPPpeINu9ZooXkYX0pOo6Cdg
 vDKMaEB1/fmPhjSlknxkKN9LZdR+nDw8162S1CKsUdWanAOjmP8haN19aoHhIekZ
 q+r2qUq/U827yNy9/qbInmsoFYDz9s6sAOE63jibd5rZZ9Anei6NOSgLzA4CqCR1
 +d0+TXp19gP9mLMFs7/ZclwkXCz47OQYhXYphjI3wM9x+xbdRcI4n+DOH5u5coKx
 AsA6+2n0GF4Y
 =GaoH
 -----END PGP SIGNATURE-----

Merge tag 'pull-misc-2025-04-24' of https://repo.or.cz/qemu/armbru into staging

Miscellaneous patches for 2025-04-24

# -----BEGIN PGP SIGNATURE-----
#
# iQJGBAABCAAwFiEENUvIs9frKmtoZ05fOHC0AOuRhlMFAmgJ7dYSHGFybWJydUBy
# ZWRoYXQuY29tAAoJEDhwtADrkYZTiZIP/1PFAg/s3SoiLQwH/ZrjyUkm1kiKnjOH
# CC5Stw6I9tuYnDAhASAdSymofLv0NNydNe5ai6ZZAWRyRYjIcfNigKAGK4Di+Uhe
# nYxT0Yk8hNGwMhl6NnBp4mmCUNCwcbjT9uXdiYQxFYO/qqYR1388xJjeN3c362l3
# AaLrE5bX5sqa6TAkTeRPjeIqxlyGT7jnCrN7I1hMhDvbc3ITF3AMfYFMjnmAQgr+
# mTWGS1QogqqkloODbR1DKD1CAWOlpK+0HibhNF+lz71P0HlwVvy+HPXso505Wf0B
# dMwlSrZ1DnqNVF/y5IhMEMslahKajbjbFVhBjmrGl/8T821etCxxgB20c0vyFRy8
# qTyJGwBZaEo0VWr70unSmq45TRoeQvdHAw/e+GtilR0ci80q2ly4gbObnw7L8le+
# gqZo4IWmrwp2sbPepE57sYKQpEndwbRayf/kcFd0LPPpeINu9ZooXkYX0pOo6Cdg
# vDKMaEB1/fmPhjSlknxkKN9LZdR+nDw8162S1CKsUdWanAOjmP8haN19aoHhIekZ
# q+r2qUq/U827yNy9/qbInmsoFYDz9s6sAOE63jibd5rZZ9Anei6NOSgLzA4CqCR1
# +d0+TXp19gP9mLMFs7/ZclwkXCz47OQYhXYphjI3wM9x+xbdRcI4n+DOH5u5coKx
# AsA6+2n0GF4Y
# =GaoH
# -----END PGP SIGNATURE-----
# gpg: Signature made Thu 24 Apr 2025 03:52:54 EDT
# gpg:                using RSA key 354BC8B3D7EB2A6B68674E5F3870B400EB918653
# gpg:                issuer "armbru@redhat.com"
# gpg: Good signature from "Markus Armbruster <armbru@redhat.com>" [full]
# gpg:                 aka "Markus Armbruster <armbru@pond.sub.org>" [full]
# Primary key fingerprint: 354B C8B3 D7EB 2A6B 6867  4E5F 3870 B400 EB91 8653

* tag 'pull-misc-2025-04-24' of https://repo.or.cz/qemu/armbru:
  cleanup: Drop pointless label at end of function
  cleanup: Drop pointless return at end of function
  cleanup: Re-run return_directly.cocci

Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>
2 days ago
..
insn_trans target/riscv: Add check for 16-bit aligned PC for different priv versions. 1 month ago
kvm include/system: Move exec/address-spaces.h to system/address-spaces.h 3 days ago
tcg tcg: Convert TARGET_SUPPORTS_MTTCG to TCGCPUOps::mttcg_supported field 3 days ago
Kconfig
XVentanaCondOps.decode
arch_dump.c include: Rename sysemu/ -> system/ 4 months ago
bitmanip_helper.c codebase: prepare to remove cpu.h from exec/exec-all.h 3 days ago
common-semi-target.h
cpu-param.h tcg: Remove the TCG_GUEST_DEFAULT_MO definition globally 3 days ago
cpu-qom.h target/riscv: add RVA23S64 profile 2 months ago
cpu.c target/riscv: Remove AccelCPUClass::cpu_class_init need 3 days ago
cpu.h tcg: Declare TARGET_INSN_START_EXTRA_WORDS in 'cpu-param.h' 3 days ago
cpu_bits.h target/riscv: Fix the hpmevent mask 2 months ago
cpu_cfg.h target/riscv: Remove ifndef CONFIG_USER_ONLY from cpu_cfg.h 3 days ago
cpu_helper.c exec/cpu-all: remove exec/target_page include 3 days ago
cpu_user.h
cpu_vendorid.h
crypto_helper.c
csr.c include/exec: Split out icount.h 3 days ago
debug.c Miscellaneous patches for 2025-04-24 2 days ago
debug.h
fpu_helper.c
gdbstub.c riscv/gdbstub: add V bit to priv reg 3 months ago
helper.h target/riscv: Add CTR sctrclr instruction. 2 months ago
insn16.decode
insn32.decode target/riscv: Add CTR sctrclr instruction. 2 months ago
instmap.h
internals.h target/riscv: Move has_work() from CPUClass to SysemuCPUOps 2 months ago
m128_helper.c
machine.c include/exec: Split out icount.h 3 days ago
meson.build
monitor.c
op_helper.c exec: Restrict 'cpu_ldst.h' to accel/tcg/ 3 days ago
pmp.c exec/cpu-all: remove exec/target_page include 3 days ago
pmp.h target/riscv: Add new CSR fields for S{sn, mn, m}pm extensions as part of Zjpm v1.0 3 months ago
pmu.c include/exec: Split out icount.h 3 days ago
pmu.h
riscv-qmp-cmds.c qapi: Move include/qapi/qmp/ to include/qobject/ 3 months ago
sbi_ecall_interface.h
th_csr.c
time_helper.c
time_helper.h
trace-events target/riscv: add trace in riscv_raise_exception() 3 months ago
trace.h
translate.c exec/cpu-all: remove exec/target_page include 3 days ago
vcrypto_helper.c target/riscv: refactor VSTART_CHECK_EARLY_EXIT() to accept vl as a parameter 1 month ago
vector_helper.c exec: Restrict 'cpu_ldst.h' to accel/tcg/ 3 days ago
vector_internals.c target/riscv: refactor VSTART_CHECK_EARLY_EXIT() to accept vl as a parameter 1 month ago
vector_internals.h target/riscv: refactor VSTART_CHECK_EARLY_EXIT() to accept vl as a parameter 1 month ago
xthead.decode
zce_helper.c exec: Restrict 'cpu_ldst.h' to accel/tcg/ 3 days ago