You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
qemu/tcg/riscv
Roman Artemev b438362a14 tcg/riscv: Fix StoreStore barrier generation
On RISC-V to StoreStore barrier corresponds
`fence w, w` not `fence r, r`

Cc: qemu-stable@nongnu.org
Fixes: efbea94c76 ("tcg/riscv: Add slowpath load and store instructions")
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Denis Tomashev <denis.tomashev@syntacore.com>
Signed-off-by: Roman Artemev <roman.artemev@syntacore.com>
Message-ID: <e2f2131e294a49e79959d4fa9ec02cf4@syntacore.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
1 month ago
..
tcg-target-con-set.h tcg/riscv: Implement vector shi/s/v ops 3 months ago
tcg-target-con-str.h tcg/riscv: Implement vector cmp/cmpsel ops 3 months ago
tcg-target-reg-bits.h tcg: Split out tcg-target-reg-bits.h 2 years ago
tcg-target.c.inc tcg/riscv: Fix StoreStore barrier generation 1 month ago
tcg-target.h tcg/riscv: Enable native vector support for TCG host 3 months ago
tcg-target.opc.h tcg/riscv: Add basic support for vector 3 months ago