forked from mirror/qemu
You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
46 lines
1.0 KiB
C
46 lines
1.0 KiB
C
/*
|
|
* ARM SSE-200 Message Handling Unit (MHU)
|
|
*
|
|
* Copyright (c) 2019 Linaro Limited
|
|
* Written by Peter Maydell
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
/*
|
|
* This is a model of the Message Handling Unit (MHU) which is part of the
|
|
* Arm SSE-200 and documented in
|
|
* https://developer.arm.com/documentation/101104/latest/
|
|
*
|
|
* QEMU interface:
|
|
* + sysbus MMIO region 0: the system information register bank
|
|
* + sysbus IRQ 0: interrupt for CPU 0
|
|
* + sysbus IRQ 1: interrupt for CPU 1
|
|
*/
|
|
|
|
#ifndef HW_MISC_ARMSSE_MHU_H
|
|
#define HW_MISC_ARMSSE_MHU_H
|
|
|
|
#include "hw/sysbus.h"
|
|
#include "qom/object.h"
|
|
|
|
#define TYPE_ARMSSE_MHU "armsse-mhu"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(ARMSSEMHU, ARMSSE_MHU)
|
|
|
|
struct ARMSSEMHU {
|
|
/*< private >*/
|
|
SysBusDevice parent_obj;
|
|
|
|
/*< public >*/
|
|
MemoryRegion iomem;
|
|
qemu_irq cpu0irq;
|
|
qemu_irq cpu1irq;
|
|
|
|
uint32_t cpu0intr;
|
|
uint32_t cpu1intr;
|
|
};
|
|
|
|
#endif
|