forked from mirror/qemu
You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
130 lines
4.5 KiB
C
130 lines
4.5 KiB
C
/*
|
|
* Samsung exynos4210 SoC emulation
|
|
*
|
|
* Copyright (c) 2011 Samsung Electronics Co., Ltd. All rights reserved.
|
|
* Maksim Kozlov <m.kozlov@samsung.com>
|
|
* Evgeny Voevodin <e.voevodin@samsung.com>
|
|
* Igor Mitsyanko <i.mitsyanko@samsung.com>
|
|
*
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
* for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef EXYNOS4210_H
|
|
#define EXYNOS4210_H
|
|
|
|
#include "hw/or-irq.h"
|
|
#include "hw/sysbus.h"
|
|
#include "hw/cpu/a9mpcore.h"
|
|
#include "hw/intc/exynos4210_gic.h"
|
|
#include "hw/intc/exynos4210_combiner.h"
|
|
#include "hw/core/split-irq.h"
|
|
#include "target/arm/cpu-qom.h"
|
|
#include "qom/object.h"
|
|
|
|
#define EXYNOS4210_NCPUS 2
|
|
|
|
#define EXYNOS4210_DRAM0_BASE_ADDR 0x40000000
|
|
#define EXYNOS4210_DRAM1_BASE_ADDR 0xa0000000
|
|
#define EXYNOS4210_DRAM_MAX_SIZE 0x60000000 /* 1.5 GB */
|
|
|
|
#define EXYNOS4210_IROM_BASE_ADDR 0x00000000
|
|
#define EXYNOS4210_IROM_SIZE 0x00010000 /* 64 KB */
|
|
#define EXYNOS4210_IROM_MIRROR_BASE_ADDR 0x02000000
|
|
#define EXYNOS4210_IROM_MIRROR_SIZE 0x00010000 /* 64 KB */
|
|
|
|
#define EXYNOS4210_IRAM_BASE_ADDR 0x02020000
|
|
#define EXYNOS4210_IRAM_SIZE 0x00020000 /* 128 KB */
|
|
|
|
/* Secondary CPU startup code is in IROM memory */
|
|
#define EXYNOS4210_SMP_BOOT_ADDR EXYNOS4210_IROM_BASE_ADDR
|
|
#define EXYNOS4210_SMP_BOOT_SIZE 0x1000
|
|
#define EXYNOS4210_BASE_BOOT_ADDR EXYNOS4210_DRAM0_BASE_ADDR
|
|
/* Secondary CPU polling address to get loader start from */
|
|
#define EXYNOS4210_SECOND_CPU_BOOTREG 0x10020814
|
|
|
|
#define EXYNOS4210_SMP_PRIVATE_BASE_ADDR 0x10500000
|
|
#define EXYNOS4210_L2X0_BASE_ADDR 0x10502000
|
|
|
|
/*
|
|
* exynos4210 IRQ subsystem stub definitions.
|
|
*/
|
|
#define EXYNOS4210_IRQ_GATE_NINPUTS 2 /* Internal and External GIC */
|
|
|
|
#define EXYNOS4210_MAX_INT_COMBINER_OUT_IRQ 64
|
|
#define EXYNOS4210_MAX_EXT_COMBINER_OUT_IRQ 16
|
|
#define EXYNOS4210_MAX_INT_COMBINER_IN_IRQ \
|
|
(EXYNOS4210_MAX_INT_COMBINER_OUT_IRQ * 8)
|
|
#define EXYNOS4210_MAX_EXT_COMBINER_IN_IRQ \
|
|
(EXYNOS4210_MAX_EXT_COMBINER_OUT_IRQ * 8)
|
|
|
|
#define EXYNOS4210_I2C_NUMBER 9
|
|
|
|
#define EXYNOS4210_NUM_DMA 3
|
|
|
|
/*
|
|
* We need one splitter for every external combiner input, plus
|
|
* one for every non-zero entry in combiner_grp_to_gic_id[],
|
|
* minus one for every external combiner ID in second or later
|
|
* places in a combinermap[] line.
|
|
* We'll assert in exynos4210_init_board_irqs() if this is wrong.
|
|
*/
|
|
#define EXYNOS4210_NUM_SPLITTERS (EXYNOS4210_MAX_EXT_COMBINER_IN_IRQ + 38)
|
|
|
|
struct Exynos4210State {
|
|
/*< private >*/
|
|
SysBusDevice parent_obj;
|
|
/*< public >*/
|
|
ARMCPU *cpu[EXYNOS4210_NCPUS];
|
|
qemu_irq irq_table[EXYNOS4210_MAX_INT_COMBINER_IN_IRQ];
|
|
|
|
MemoryRegion chipid_mem;
|
|
MemoryRegion iram_mem;
|
|
MemoryRegion irom_mem;
|
|
MemoryRegion irom_alias_mem;
|
|
MemoryRegion boot_secondary;
|
|
MemoryRegion bootreg_mem;
|
|
I2CBus *i2c_if[EXYNOS4210_I2C_NUMBER];
|
|
qemu_or_irq pl330_irq_orgate[EXYNOS4210_NUM_DMA];
|
|
qemu_or_irq cpu_irq_orgate[EXYNOS4210_NCPUS];
|
|
A9MPPrivState a9mpcore;
|
|
Exynos4210GicState ext_gic;
|
|
Exynos4210CombinerState int_combiner;
|
|
Exynos4210CombinerState ext_combiner;
|
|
SplitIRQ splitter[EXYNOS4210_NUM_SPLITTERS];
|
|
};
|
|
|
|
#define TYPE_EXYNOS4210_SOC "exynos4210"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(Exynos4210State, EXYNOS4210_SOC)
|
|
|
|
void exynos4210_write_secondary(ARMCPU *cpu,
|
|
const struct arm_boot_info *info);
|
|
|
|
/* Get IRQ number from exynos4210 IRQ subsystem stub.
|
|
* To identify IRQ source use internal combiner group and bit number
|
|
* grp - group number
|
|
* bit - bit number inside group */
|
|
uint32_t exynos4210_get_irq(uint32_t grp, uint32_t bit);
|
|
|
|
/*
|
|
* exynos4210 UART
|
|
*/
|
|
DeviceState *exynos4210_uart_create(hwaddr addr,
|
|
int fifo_size,
|
|
int channel,
|
|
Chardev *chr,
|
|
qemu_irq irq);
|
|
|
|
#endif /* EXYNOS4210_H */
|