qemu

FORK: QEMU emulator
git clone https://git.neptards.moe/neptards/qemu.git
Log | Files | Refs | Submodules | LICENSE

cuda.h (3297B)


      1 /*
      2  * QEMU PowerMac CUDA device support
      3  *
      4  * Copyright (c) 2004-2007 Fabrice Bellard
      5  * Copyright (c) 2007 Jocelyn Mayer
      6  *
      7  * Permission is hereby granted, free of charge, to any person obtaining a copy
      8  * of this software and associated documentation files (the "Software"), to deal
      9  * in the Software without restriction, including without limitation the rights
     10  * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
     11  * copies of the Software, and to permit persons to whom the Software is
     12  * furnished to do so, subject to the following conditions:
     13  *
     14  * The above copyright notice and this permission notice shall be included in
     15  * all copies or substantial portions of the Software.
     16  *
     17  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
     18  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
     19  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
     20  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
     21  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
     22  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
     23  * THE SOFTWARE.
     24  */
     25 
     26 #ifndef CUDA_H
     27 #define CUDA_H
     28 
     29 #include "hw/misc/mos6522.h"
     30 #include "qom/object.h"
     31 
     32 /* CUDA commands (2nd byte) */
     33 #define CUDA_WARM_START                0x0
     34 #define CUDA_AUTOPOLL                  0x1
     35 #define CUDA_GET_6805_ADDR             0x2
     36 #define CUDA_GET_TIME                  0x3
     37 #define CUDA_GET_PRAM                  0x7
     38 #define CUDA_SET_6805_ADDR             0x8
     39 #define CUDA_SET_TIME                  0x9
     40 #define CUDA_POWERDOWN                 0xa
     41 #define CUDA_POWERUP_TIME              0xb
     42 #define CUDA_SET_PRAM                  0xc
     43 #define CUDA_MS_RESET                  0xd
     44 #define CUDA_SEND_DFAC                 0xe
     45 #define CUDA_BATTERY_SWAP_SENSE        0x10
     46 #define CUDA_RESET_SYSTEM              0x11
     47 #define CUDA_SET_IPL                   0x12
     48 #define CUDA_FILE_SERVER_FLAG          0x13
     49 #define CUDA_SET_AUTO_RATE             0x14
     50 #define CUDA_GET_AUTO_RATE             0x16
     51 #define CUDA_SET_DEVICE_LIST           0x19
     52 #define CUDA_GET_DEVICE_LIST           0x1a
     53 #define CUDA_SET_ONE_SECOND_MODE       0x1b
     54 #define CUDA_SET_POWER_MESSAGES        0x21
     55 #define CUDA_GET_SET_IIC               0x22
     56 #define CUDA_WAKEUP                    0x23
     57 #define CUDA_TIMER_TICKLE              0x24
     58 #define CUDA_COMBINED_FORMAT_IIC       0x25
     59 
     60 
     61 /* MOS6522 CUDA */
     62 struct MOS6522CUDAState {
     63     /*< private >*/
     64     MOS6522State parent_obj;
     65 };
     66 
     67 #define TYPE_MOS6522_CUDA "mos6522-cuda"
     68 OBJECT_DECLARE_SIMPLE_TYPE(MOS6522CUDAState, MOS6522_CUDA)
     69 
     70 /* Cuda */
     71 #define TYPE_CUDA "cuda"
     72 OBJECT_DECLARE_SIMPLE_TYPE(CUDAState, CUDA)
     73 
     74 struct CUDAState {
     75     /*< private >*/
     76     SysBusDevice parent_obj;
     77     /*< public >*/
     78     MemoryRegion mem;
     79 
     80     ADBBusState adb_bus;
     81     MOS6522CUDAState mos6522_cuda;
     82 
     83     uint32_t tick_offset;
     84     uint64_t tb_frequency;
     85 
     86     uint8_t last_b;
     87     uint8_t last_acr;
     88 
     89     /* MacOS 9 is racy and requires a delay upon setting the SR_INT bit */
     90     uint64_t sr_delay_ns;
     91     QEMUTimer *sr_delay_timer;
     92 
     93     int data_in_size;
     94     int data_in_index;
     95     int data_out_index;
     96 
     97     qemu_irq irq;
     98     uint8_t data_in[128];
     99     uint8_t data_out[16];
    100 };
    101 
    102 #endif /* CUDA_H */