mac_oldworld.c (15463B)
1 2 /* 3 * QEMU OldWorld PowerMac (currently ~G3 Beige) hardware System Emulator 4 * 5 * Copyright (c) 2004-2007 Fabrice Bellard 6 * Copyright (c) 2007 Jocelyn Mayer 7 * 8 * Permission is hereby granted, free of charge, to any person obtaining a copy 9 * of this software and associated documentation files (the "Software"), to deal 10 * in the Software without restriction, including without limitation the rights 11 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell 12 * copies of the Software, and to permit persons to whom the Software is 13 * furnished to do so, subject to the following conditions: 14 * 15 * The above copyright notice and this permission notice shall be included in 16 * all copies or substantial portions of the Software. 17 * 18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 19 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 20 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 21 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER 22 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, 23 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN 24 * THE SOFTWARE. 25 */ 26 27 #include "qemu/osdep.h" 28 #include "qemu/datadir.h" 29 #include "qemu/units.h" 30 #include "qapi/error.h" 31 #include "hw/ppc/ppc.h" 32 #include "hw/qdev-properties.h" 33 #include "hw/boards.h" 34 #include "hw/input/adb.h" 35 #include "sysemu/sysemu.h" 36 #include "net/net.h" 37 #include "hw/isa/isa.h" 38 #include "hw/pci/pci.h" 39 #include "hw/pci/pci_host.h" 40 #include "hw/pci-host/grackle.h" 41 #include "hw/nvram/fw_cfg.h" 42 #include "hw/char/escc.h" 43 #include "hw/misc/macio/macio.h" 44 #include "hw/loader.h" 45 #include "hw/fw-path-provider.h" 46 #include "elf.h" 47 #include "qemu/error-report.h" 48 #include "sysemu/kvm.h" 49 #include "sysemu/reset.h" 50 #include "kvm_ppc.h" 51 52 #define MAX_IDE_BUS 2 53 #define CFG_ADDR 0xf0000510 54 #define TBFREQ 16600000UL 55 #define CLOCKFREQ 266000000UL 56 #define BUSFREQ 66000000UL 57 58 #define NDRV_VGA_FILENAME "qemu_vga.ndrv" 59 60 #define PROM_FILENAME "openbios-ppc" 61 #define PROM_BASE 0xffc00000 62 #define PROM_SIZE (4 * MiB) 63 64 #define KERNEL_LOAD_ADDR 0x01000000 65 #define KERNEL_GAP 0x00100000 66 67 #define GRACKLE_BASE 0xfec00000 68 69 static void fw_cfg_boot_set(void *opaque, const char *boot_device, 70 Error **errp) 71 { 72 fw_cfg_modify_i16(opaque, FW_CFG_BOOT_DEVICE, boot_device[0]); 73 } 74 75 static uint64_t translate_kernel_address(void *opaque, uint64_t addr) 76 { 77 return (addr & 0x0fffffff) + KERNEL_LOAD_ADDR; 78 } 79 80 static void ppc_heathrow_reset(void *opaque) 81 { 82 PowerPCCPU *cpu = opaque; 83 84 cpu_reset(CPU(cpu)); 85 } 86 87 static void ppc_heathrow_init(MachineState *machine) 88 { 89 const char *bios_name = machine->firmware ?: PROM_FILENAME; 90 PowerPCCPU *cpu = NULL; 91 CPUPPCState *env = NULL; 92 char *filename; 93 int i, bios_size = -1; 94 MemoryRegion *bios = g_new(MemoryRegion, 1); 95 uint64_t bios_addr; 96 uint32_t kernel_base = 0, initrd_base = 0, cmdline_base = 0; 97 int32_t kernel_size = 0, initrd_size = 0; 98 PCIBus *pci_bus; 99 Object *macio; 100 MACIOIDEState *macio_ide; 101 SysBusDevice *s; 102 DeviceState *dev, *pic_dev, *grackle_dev; 103 BusState *adb_bus; 104 uint16_t ppc_boot_device; 105 DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS]; 106 void *fw_cfg; 107 uint64_t tbfreq = kvm_enabled() ? kvmppc_get_tbfreq() : TBFREQ; 108 109 /* init CPUs */ 110 for (i = 0; i < machine->smp.cpus; i++) { 111 cpu = POWERPC_CPU(cpu_create(machine->cpu_type)); 112 env = &cpu->env; 113 114 /* Set time-base frequency to 16.6 Mhz */ 115 cpu_ppc_tb_init(env, TBFREQ); 116 qemu_register_reset(ppc_heathrow_reset, cpu); 117 } 118 119 /* allocate RAM */ 120 if (machine->ram_size > 2047 * MiB) { 121 error_report("Too much memory for this machine: %" PRId64 " MB, " 122 "maximum 2047 MB", machine->ram_size / MiB); 123 exit(1); 124 } 125 126 memory_region_add_subregion(get_system_memory(), 0, machine->ram); 127 128 /* allocate and load firmware ROM */ 129 memory_region_init_rom(bios, NULL, "ppc_heathrow.bios", PROM_SIZE, 130 &error_fatal); 131 memory_region_add_subregion(get_system_memory(), PROM_BASE, bios); 132 133 filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name); 134 if (filename) { 135 /* Load OpenBIOS (ELF) */ 136 bios_size = load_elf(filename, NULL, NULL, NULL, NULL, &bios_addr, 137 NULL, NULL, 1, PPC_ELF_MACHINE, 0, 0); 138 /* Unfortunately, load_elf sign-extends reading elf32 */ 139 bios_addr = (uint32_t)bios_addr; 140 141 if (bios_size <= 0) { 142 /* or if could not load ELF try loading a binary ROM image */ 143 bios_size = load_image_targphys(filename, PROM_BASE, PROM_SIZE); 144 bios_addr = PROM_BASE; 145 } 146 g_free(filename); 147 } 148 if (bios_size < 0 || bios_addr - PROM_BASE + bios_size > PROM_SIZE) { 149 error_report("could not load PowerPC bios '%s'", bios_name); 150 exit(1); 151 } 152 153 if (machine->kernel_filename) { 154 int bswap_needed = 0; 155 156 #ifdef BSWAP_NEEDED 157 bswap_needed = 1; 158 #endif 159 kernel_base = KERNEL_LOAD_ADDR; 160 kernel_size = load_elf(machine->kernel_filename, NULL, 161 translate_kernel_address, NULL, NULL, NULL, 162 NULL, NULL, 1, PPC_ELF_MACHINE, 0, 0); 163 if (kernel_size < 0) { 164 kernel_size = load_aout(machine->kernel_filename, kernel_base, 165 machine->ram_size - kernel_base, 166 bswap_needed, TARGET_PAGE_SIZE); 167 } 168 if (kernel_size < 0) { 169 kernel_size = load_image_targphys(machine->kernel_filename, 170 kernel_base, 171 machine->ram_size - kernel_base); 172 } 173 if (kernel_size < 0) { 174 error_report("could not load kernel '%s'", 175 machine->kernel_filename); 176 exit(1); 177 } 178 /* load initrd */ 179 if (machine->initrd_filename) { 180 initrd_base = TARGET_PAGE_ALIGN(kernel_base + kernel_size + 181 KERNEL_GAP); 182 initrd_size = load_image_targphys(machine->initrd_filename, 183 initrd_base, 184 machine->ram_size - initrd_base); 185 if (initrd_size < 0) { 186 error_report("could not load initial ram disk '%s'", 187 machine->initrd_filename); 188 exit(1); 189 } 190 cmdline_base = TARGET_PAGE_ALIGN(initrd_base + initrd_size); 191 } else { 192 cmdline_base = TARGET_PAGE_ALIGN(kernel_base + kernel_size + KERNEL_GAP); 193 } 194 ppc_boot_device = 'm'; 195 } else { 196 ppc_boot_device = '\0'; 197 for (i = 0; machine->boot_config.order[i] != '\0'; i++) { 198 /* 199 * TOFIX: for now, the second IDE channel is not properly 200 * used by OHW. The Mac floppy disk are not emulated. 201 * For now, OHW cannot boot from the network. 202 */ 203 #if 0 204 if (machine->boot_config.order[i] >= 'a' && 205 machine->boot_config.order[i] <= 'f') { 206 ppc_boot_device = machine->boot_config.order[i]; 207 break; 208 } 209 #else 210 if (machine->boot_config.order[i] >= 'c' && 211 machine->boot_config.order[i] <= 'd') { 212 ppc_boot_device = machine->boot_config.order[i]; 213 break; 214 } 215 #endif 216 } 217 if (ppc_boot_device == '\0') { 218 error_report("No valid boot device for G3 Beige machine"); 219 exit(1); 220 } 221 } 222 223 /* Grackle PCI host bridge */ 224 grackle_dev = qdev_new(TYPE_GRACKLE_PCI_HOST_BRIDGE); 225 qdev_prop_set_uint32(grackle_dev, "ofw-addr", 0x80000000); 226 s = SYS_BUS_DEVICE(grackle_dev); 227 sysbus_realize_and_unref(s, &error_fatal); 228 229 sysbus_mmio_map(s, 0, GRACKLE_BASE); 230 sysbus_mmio_map(s, 1, GRACKLE_BASE + 0x200000); 231 /* PCI hole */ 232 memory_region_add_subregion(get_system_memory(), 0x80000000ULL, 233 sysbus_mmio_get_region(s, 2)); 234 /* Register 2 MB of ISA IO space */ 235 memory_region_add_subregion(get_system_memory(), 0xfe000000, 236 sysbus_mmio_get_region(s, 3)); 237 238 pci_bus = PCI_HOST_BRIDGE(grackle_dev)->bus; 239 240 /* MacIO */ 241 macio = OBJECT(pci_new(PCI_DEVFN(16, 0), TYPE_OLDWORLD_MACIO)); 242 qdev_prop_set_uint64(DEVICE(macio), "frequency", tbfreq); 243 244 dev = DEVICE(object_resolve_path_component(macio, "escc")); 245 qdev_prop_set_chr(dev, "chrA", serial_hd(0)); 246 qdev_prop_set_chr(dev, "chrB", serial_hd(1)); 247 248 pci_realize_and_unref(PCI_DEVICE(macio), pci_bus, &error_fatal); 249 250 pic_dev = DEVICE(object_resolve_path_component(macio, "pic")); 251 for (i = 0; i < 4; i++) { 252 qdev_connect_gpio_out(grackle_dev, i, 253 qdev_get_gpio_in(pic_dev, 0x15 + i)); 254 } 255 256 /* Connect the heathrow PIC outputs to the 6xx bus */ 257 for (i = 0; i < machine->smp.cpus; i++) { 258 switch (PPC_INPUT(env)) { 259 case PPC_FLAGS_INPUT_6xx: 260 /* XXX: we register only 1 output pin for heathrow PIC */ 261 qdev_connect_gpio_out(pic_dev, 0, 262 qdev_get_gpio_in(DEVICE(cpu), PPC6xx_INPUT_INT)); 263 break; 264 default: 265 error_report("Bus model not supported on OldWorld Mac machine"); 266 exit(1); 267 } 268 } 269 270 pci_vga_init(pci_bus); 271 272 for (i = 0; i < nb_nics; i++) { 273 pci_nic_init_nofail(&nd_table[i], pci_bus, "ne2k_pci", NULL); 274 } 275 276 /* MacIO IDE */ 277 ide_drive_get(hd, ARRAY_SIZE(hd)); 278 macio_ide = MACIO_IDE(object_resolve_path_component(macio, "ide[0]")); 279 macio_ide_init_drives(macio_ide, hd); 280 281 macio_ide = MACIO_IDE(object_resolve_path_component(macio, "ide[1]")); 282 macio_ide_init_drives(macio_ide, &hd[MAX_IDE_DEVS]); 283 284 /* MacIO CUDA/ADB */ 285 dev = DEVICE(object_resolve_path_component(macio, "cuda")); 286 adb_bus = qdev_get_child_bus(dev, "adb.0"); 287 dev = qdev_new(TYPE_ADB_KEYBOARD); 288 qdev_realize_and_unref(dev, adb_bus, &error_fatal); 289 dev = qdev_new(TYPE_ADB_MOUSE); 290 qdev_realize_and_unref(dev, adb_bus, &error_fatal); 291 292 if (machine_usb(machine)) { 293 pci_create_simple(pci_bus, -1, "pci-ohci"); 294 } 295 296 if (graphic_depth != 15 && graphic_depth != 32 && graphic_depth != 8) { 297 graphic_depth = 15; 298 } 299 300 /* No PCI init: the BIOS will do it */ 301 302 dev = qdev_new(TYPE_FW_CFG_MEM); 303 fw_cfg = FW_CFG(dev); 304 qdev_prop_set_uint32(dev, "data_width", 1); 305 qdev_prop_set_bit(dev, "dma_enabled", false); 306 object_property_add_child(OBJECT(qdev_get_machine()), TYPE_FW_CFG, 307 OBJECT(fw_cfg)); 308 s = SYS_BUS_DEVICE(dev); 309 sysbus_realize_and_unref(s, &error_fatal); 310 sysbus_mmio_map(s, 0, CFG_ADDR); 311 sysbus_mmio_map(s, 1, CFG_ADDR + 2); 312 313 fw_cfg_add_i16(fw_cfg, FW_CFG_NB_CPUS, (uint16_t)machine->smp.cpus); 314 fw_cfg_add_i16(fw_cfg, FW_CFG_MAX_CPUS, (uint16_t)machine->smp.max_cpus); 315 fw_cfg_add_i64(fw_cfg, FW_CFG_RAM_SIZE, (uint64_t)machine->ram_size); 316 fw_cfg_add_i16(fw_cfg, FW_CFG_MACHINE_ID, ARCH_HEATHROW); 317 fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_ADDR, kernel_base); 318 fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_SIZE, kernel_size); 319 if (machine->kernel_cmdline) { 320 fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_CMDLINE, cmdline_base); 321 pstrcpy_targphys("cmdline", cmdline_base, TARGET_PAGE_SIZE, 322 machine->kernel_cmdline); 323 } else { 324 fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_CMDLINE, 0); 325 } 326 fw_cfg_add_i32(fw_cfg, FW_CFG_INITRD_ADDR, initrd_base); 327 fw_cfg_add_i32(fw_cfg, FW_CFG_INITRD_SIZE, initrd_size); 328 fw_cfg_add_i16(fw_cfg, FW_CFG_BOOT_DEVICE, ppc_boot_device); 329 330 fw_cfg_add_i16(fw_cfg, FW_CFG_PPC_WIDTH, graphic_width); 331 fw_cfg_add_i16(fw_cfg, FW_CFG_PPC_HEIGHT, graphic_height); 332 fw_cfg_add_i16(fw_cfg, FW_CFG_PPC_DEPTH, graphic_depth); 333 334 fw_cfg_add_i32(fw_cfg, FW_CFG_PPC_IS_KVM, kvm_enabled()); 335 if (kvm_enabled()) { 336 uint8_t *hypercall; 337 338 hypercall = g_malloc(16); 339 kvmppc_get_hypercall(env, hypercall, 16); 340 fw_cfg_add_bytes(fw_cfg, FW_CFG_PPC_KVM_HC, hypercall, 16); 341 fw_cfg_add_i32(fw_cfg, FW_CFG_PPC_KVM_PID, getpid()); 342 } 343 fw_cfg_add_i32(fw_cfg, FW_CFG_PPC_TBFREQ, tbfreq); 344 /* Mac OS X requires a "known good" clock-frequency value; pass it one. */ 345 fw_cfg_add_i32(fw_cfg, FW_CFG_PPC_CLOCKFREQ, CLOCKFREQ); 346 fw_cfg_add_i32(fw_cfg, FW_CFG_PPC_BUSFREQ, BUSFREQ); 347 348 /* MacOS NDRV VGA driver */ 349 filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, NDRV_VGA_FILENAME); 350 if (filename) { 351 gchar *ndrv_file; 352 gsize ndrv_size; 353 354 if (g_file_get_contents(filename, &ndrv_file, &ndrv_size, NULL)) { 355 fw_cfg_add_file(fw_cfg, "ndrv/qemu_vga.ndrv", ndrv_file, ndrv_size); 356 } 357 g_free(filename); 358 } 359 360 qemu_register_boot_set(fw_cfg_boot_set, fw_cfg); 361 } 362 363 /* 364 * Implementation of an interface to adjust firmware path 365 * for the bootindex property handling. 366 */ 367 static char *heathrow_fw_dev_path(FWPathProvider *p, BusState *bus, 368 DeviceState *dev) 369 { 370 PCIDevice *pci; 371 MACIOIDEState *macio_ide; 372 373 if (!strcmp(object_get_typename(OBJECT(dev)), "macio-oldworld")) { 374 pci = PCI_DEVICE(dev); 375 return g_strdup_printf("mac-io@%x", PCI_SLOT(pci->devfn)); 376 } 377 378 if (!strcmp(object_get_typename(OBJECT(dev)), "macio-ide")) { 379 macio_ide = MACIO_IDE(dev); 380 return g_strdup_printf("ata-3@%x", macio_ide->addr); 381 } 382 383 if (!strcmp(object_get_typename(OBJECT(dev)), "ide-hd")) { 384 return g_strdup("disk"); 385 } 386 387 if (!strcmp(object_get_typename(OBJECT(dev)), "ide-cd")) { 388 return g_strdup("cdrom"); 389 } 390 391 if (!strcmp(object_get_typename(OBJECT(dev)), "virtio-blk-device")) { 392 return g_strdup("disk"); 393 } 394 395 return NULL; 396 } 397 398 static int heathrow_kvm_type(MachineState *machine, const char *arg) 399 { 400 /* Always force PR KVM */ 401 return 2; 402 } 403 404 static void heathrow_class_init(ObjectClass *oc, void *data) 405 { 406 MachineClass *mc = MACHINE_CLASS(oc); 407 FWPathProviderClass *fwc = FW_PATH_PROVIDER_CLASS(oc); 408 409 mc->desc = "Heathrow based PowerMAC"; 410 mc->init = ppc_heathrow_init; 411 mc->block_default_type = IF_IDE; 412 /* SMP is not supported currently */ 413 mc->max_cpus = 1; 414 #ifndef TARGET_PPC64 415 mc->is_default = true; 416 #endif 417 /* TOFIX "cad" when Mac floppy is implemented */ 418 mc->default_boot_order = "cd"; 419 mc->kvm_type = heathrow_kvm_type; 420 mc->default_cpu_type = POWERPC_CPU_TYPE_NAME("750_v3.1"); 421 mc->default_display = "std"; 422 mc->ignore_boot_device_suffixes = true; 423 mc->default_ram_id = "ppc_heathrow.ram"; 424 fwc->get_dev_path = heathrow_fw_dev_path; 425 } 426 427 static const TypeInfo ppc_heathrow_machine_info = { 428 .name = MACHINE_TYPE_NAME("g3beige"), 429 .parent = TYPE_MACHINE, 430 .class_init = heathrow_class_init, 431 .interfaces = (InterfaceInfo[]) { 432 { TYPE_FW_PATH_PROVIDER }, 433 { } 434 }, 435 }; 436 437 static void ppc_heathrow_register_types(void) 438 { 439 type_register_static(&ppc_heathrow_machine_info); 440 } 441 442 type_init(ppc_heathrow_register_types);