mirror of https://gitlab.com/qemu-project/qemu
You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
![]() Add a regression test to verify that MEPC properly masks the lower bits when an address with mode bits is written to it, as required by the RISC-V Privileged Architecture specification. The test sets STVEC to an address with bit 0 set (vectored mode), triggers an illegal instruction exception, copies STVEC to MEPC in the trap handler, and verifies that MEPC masks bits [1:0] correctly for IALIGN=32. Without the fix, MEPC retains the mode bits (returns non-zero/FAIL). With the fix, MEPC clears bits [1:0] (returns 0/PASS). Signed-off-by: Charalampos Mitrodimas <charmitro@posteo.net> Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com> Message-ID: <20250703182157.281320-3-charmitro@posteo.net> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
2 weeks ago | |
---|---|---|
.. | ||
Makefile.softmmu-target | 2 weeks ago | |
Makefile.target | 1 year ago | |
issue1060.S | 3 years ago | |
noexec.c | 3 years ago | |
semicall.h | 1 year ago | |
semihost.ld | 3 years ago | |
test-aes.c | 2 years ago | |
test-div.c | ||
test-fcvtmod.c | 2 years ago | |
test-mepc-masking.S | 2 weeks ago | |
test-noc.S | 3 years ago |