mirror of https://gitlab.com/qemu-project/qemu
You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
0c54acb824
The RISC-V IOMMU specification is now ratified as-per the RISC-V international process. The latest frozen specifcation can be found at: https://github.com/riscv-non-isa/riscv-iommu/releases/download/v1.0/riscv-iommu.pdf Add the foundation of the device emulation for RISC-V IOMMU. It includes support for s-stage (sv32, sv39, sv48, sv57 caps) and g-stage (sv32x4, sv39x4, sv48x4, sv57x4 caps). Other capabilities like ATS and DBG support will be added incrementally in the next patches. Co-developed-by: Sebastien Boeuf <seb@rivosinc.com> Signed-off-by: Sebastien Boeuf <seb@rivosinc.com> Signed-off-by: Tomasz Jeznach <tjeznach@rivosinc.com> Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com> Acked-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Jason Chien <jason.chien@sifive.com> Message-ID: <20241016204038.649340-4-dbarboza@ventanamicro.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
1 month ago | |
---|---|---|
.. | ||
boot.h | 1 month ago | |
boot_opensbi.h | 1 month ago | |
iommu.h | 1 month ago | |
microchip_pfsoc.h | 2 years ago | |
numa.h | 2 years ago | |
opentitan.h | 2 years ago | |
riscv_hart.h | 1 year ago | |
shakti_c.h | 2 years ago | |
sifive_cpu.h | 5 years ago | |
sifive_e.h | 1 year ago | |
sifive_u.h | 2 years ago | |
spike.h | 2 years ago | |
virt.h | 5 months ago |