You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
qemu/include/hw/pci-bridge
Jonathan Cameron fa19fe4e3a hw/pci-bridge/cxl-upstream: Add properties to control link speed and width
To establish performance characteristics of a CXL device when used via a
particular CXL topology (root ports, switches, end points) it is necessary
to set the appropriate link speed and width in the PCI Express capability
structure.  Provide x-speed and x-link properties for this.

Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Message-Id: <20240916173518.1843023-7-Jonathan.Cameron@huawei.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
1 month ago
..
cxl_upstream_port.h hw/pci-bridge/cxl-upstream: Add properties to control link speed and width 1 month ago
pci_expander_bridge.h pci/pci_expander_bridge: For CXL HB delay the HB register memory region setup. 3 years ago
simba.h Use OBJECT_DECLARE_SIMPLE_TYPE when possible 4 years ago
xio3130_downstream.h pci: expose TYPE_XIO3130_DOWNSTREAM name 3 years ago