You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Huang Borong 29abd3d112 hw/riscv: Initial support for BOSC's Xiangshan Kunminghu FPGA prototype ... This implementation provides emulation for the Xiangshan Kunminghu FPGA prototype platform, including support for UART, CLINT, IMSIC, and APLIC devices. More details can be found at https://github.com/OpenXiangShan/XiangShan Signed-off-by: qinshaoqing <qinshaoqing@bosc.ac.cn> Signed-off-by: Yang Wang <wangyang@bosc.ac.cn> Signed-off-by: Yu Hu <819258943@qq.com> Signed-off-by: Ran Wang <wangran@bosc.ac.cn> Signed-off-by: Borong Huang <3543977024@qq.com> Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com> Message-ID: <20250617074222.17618-1-wangran@bosc.ac.cn> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>		2 weeks ago
..
microblaze-v-generic.rst	hw/riscv: Add Microblaze V generic board	7 months ago
microchip-icicle-kit.rst	hw/riscv: microchip_pfsoc: Rework documentation	2 months ago
shakti-c.rst	Fix some typos in documentation (found by codespell)	4 years ago
sifive_u.rst	docs/system/riscv: sifive_u: Update S-mode U-Boot image build instructions	2 years ago
virt.rst	docs: update riscv/virt.rst with kernel-irqchip=split support	7 months ago
xiangshan-kunminghu.rst	hw/riscv: Initial support for BOSC's Xiangshan Kunminghu FPGA prototype	2 weeks ago